

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. DATA APAM SINHAROY AT9-98-544 4716	The Tars of Life		www.uspus.gov	
09/435,070	APPLICATION NO. FILING DATE	FIRST NAMED INVENTOR BALARAM SINHAROY	ATTORNET BOOKET	

7590

11/20/2002

JAMES J MURPHY 5400 RENAISSANCE TOWER 1201 ELM STREET DALLAS, TX 752702199 EXAMINER WOOD, WILLIAM H

ART UNIT PAPER NUMBER

2124

DATE MAILED: 11/20/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

un

-		The
	Application No.	Applicant(s)
		SINHAROY, BALARAM
Office Action Summary	09/435,070	Art Unit
	Examiner	2124
	William H. Wood	
The MAILING DATE of this communic		
Period for Reply A SHORTENED STATUTORY PERIOD FO	OR REPLY IS SET TO EXPIRE 3	MONTH(S) FROM
THE MAILING DATE OF THIS COMMUNION. - Extensions of time may be available under the provisions after SIX (6) MONTHS from the mailing date of this common if the period for reply specified above is less than thirty (30). - If NO period for reply is specified above, the maximum states if NO period for reply is specified above, the maximum states if the period for reply within the set or extended period for reply. - Any reply received by the Office later than three months a earned patent term adjustment. See 37 CFR 1.704(b).	of 37 CFR 1.136(a). In no event, however, mar unication. D) days, a reply within the statutory minimum of thitory period will apply and will expire SIX (6) I	thirty (30) days will be considered timely. MONTHS from the mailing date of this communication.
Status	and an age August 2002	
1) Responsive to communication(s) fil	ed on <u>20 August 2002</u> .	
2a) 🔀 This action is this term	2b) This action is non-final.	matters, prosecution as to the merits is
closed in accordance with the prac	n for allowance except for formal tice under <i>Ex parte Quayle</i> , 1935	matters, prosecution as to the merits is 5 C.D. 11, 453 O.G. 213.
Disposition of Claims		
4)⊠ Claim(s) <u>10 and 21-40</u> is/are pendi	ng in the application.	l.
4a) Of the above claim(s) is/a	are withdrawn from consideration	
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>10 and 21-40</u> is/are reject	ed.	
claim(s) is/are objected to.		*
8) Claim(s) are subject to restr	iction and/or election requirement	it.
Application Papers		
9)⊠ The specification is objected to by t	he Examiner.	o by the Examiner
9)⊠ The specification is objected to by to 10)☐ The drawing(s) filed on is/ard	e: a) accepted or b) objected to	abevance. See 37 CFR 1.85(a).
10) The drawing(s) filed on is/art	objection to the drawing(s) be new in	pproved b) disapproved by the Examiner.
11)⊠ The proposed drawing correction fi	led on 28 August 2002 is. 4)23 4	,
If approved, corrected drawings are	required in reply to this office as a	•
12) The oath or declaration is objected	to by the Examiner.	
Priority under 35 U.S.C. §§ 119 and 120		s C & 119/a)-(d) or (f).
13) Acknowledgment is made of a cla	im for foreign priority under 35 U	.S.C. 9 113(a)-(d) 31 (1)
None o	f:	
us a series of the prior	ity documents have been receive	ed.
· culturation	ity documents have been receive	Bu III Application Tree
3. Copies of the certified copi	es of the priority documents have ternational Bureau (PCT Rule 17	.2(a)). les not received.
application from the Int	en for domestic priority under 35	U.S.C. § 119(e) (to a provisional application). has been received.
14) Acknowledgment is made of a clai	In for domestic priority and application	n has been received.
a) ☐ The translation of the foreign 15) ☐ Acknowledgment is made of a cla	im for domestic priority under 35	U.S.C. §§ 120 and/or 121.
Attachment(s)	. □.	stongew Summary (PTO-413) Paper No(s)
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Reviews Information Disclosure Statement(s) (PTO-14- 	ew (PTO-948) 5) 🔲 1	Notice of Informal Patent Application (PTO-152) Other:
3) [] Information Discosors States		Part of Paper No. 5

Art Unit: 2124

DETAILED ACTION

Claims 10 and 21-40 have been examined.

Specification

The disclosure is objected to because of the following informalities: Applicant amended the paragraph beginning at line 3 on page 13 by replacing the number 402 with 401 as indicated on page 20 of the amendment submitted on 28 August 2002. This new element number does not seem to appear in Figures 4 or 3A. Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: 2.

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United

Claims 21-2, 24-26, 28, 29, 31-36 and 38 are rejected under 35 U.S.C. 102(b) as 3. being anticipated by Patt et al. "Alternative Implementations of Hybrid Branch Predictors", Proceedings of the 28th Annual Symposium on Microarchitecture, 1995, pp. 252-257.

In regard to claim 21, Patt disclosed the limitations:

 $^{\circ}$ a bimodal branch history table comprising a plurality of entries each for storing a prediction value and accessed by selected bits of a branch address (page 253, bracket 4)

Art Unit: 2124

ii) a fetch-based history table comprising a plurality of entries for storing a prediction value and accessed by a pointer generated from selected bits of said branch address and bits from a history register (page 253, bracket 5) iii) each entry of the fetch-based branch history table operable for containing bits representing a prediction value for a plurality of branches in a fetch group (page 253, bracket 5; a fetch group here being nothing more that what is fetched) iv) a selector table comprising a plurality of entries each for storing a plurality of selection bits and accessed by a pointer generated from selected bits from said branch address and bits from said history register (page 252, bracket 1 and page v) each said selector bit used for selecting between a bimodal prediction value 255, section 4.1) accessed from the bimodal history table and a prediction value accessed from said fetch-based history table (page 255, bracket A and Figure 2)

Discrepance of circuitry for updating said bimodal and fetch-based branch history tables (page In regard to claim 22, Patt disclosed the limitations:

ii) set a corresponding entry in each of said bimodal and fetch-based branch 253, section 3 and 3.1) history tables to a first value when a branch is taken at branch resolution time (the tables are set to at least two values in order to predict at least taken and nottaken)

Art Unit: 2124

set a corresponding entry in each of said bimodal and fetch-based branch history tables to a second value when a branch is not taken at branch resolution time (the tables are set to at least two values in order to predict at least taken and not-taken)

In regard to claim 24, Patt disclosed the limitations:

i) circuitry for updating said selector table (page 252, bracket 3)

update a corresponding bit in a selected entry in said selector table with a first value when a bimodal prediction value from said bimodal branch history table correctly represents a corresponding branch resolution (page 252, bracket 3) update a corresponding bit in a selected entry in said selector table with a second value when a fetch-based prediction value from said fetch-based branch history table correctly represents the corresponding branch resolution (page 252, bracket 3)

In regard to claim 25, Patt disclosed the limitation wherein the plurality of selection bits are operable for selecting a first subset of prediction values from the bimodal branch history table and a second subset of prediction values from the fetch-based branch history table (page 255, section 4.1)

In regard to claim 26, Patt disclosed the limitations:

Art Unit: 2124

wherein said circuitry for updating said selector table is further operable to maintain a value in a selected entry in said selector table when corresponding values from said bimodal and fetch-based branch history tables both correctly represent a corresponding branch resolution (page 252, bracket 3) and wherein said circuitry for updating said selector table is further operable to maintain a value in a selected entry in said selector table when neither values from said bimodal and fetch-based branch history tables correctly represents a corresponding branch resolution (page 252, bracket 3)

In regard to claim 28, Patt disclosed the limitations:

a first branch history table comprising a plurality of bimodally accessed entries, each entry for storing a first set of branch prediction bits (page 253, bracket 4) a second branch history table comprising a plurality of fetch-based accessed entries each entry for storing a second set of branch prediction bits (page 253, bracket 5)

of prediction bits from a selected one of said sets of bits accessed from said first and second branch history tables (page 255, section 4.1 and page 252 bracket 1) a selector table comprising a plurality of entries, each entry for storing a plurality of selection bits wherein the selection control bits are set as a function of a performance history of corresponding first and second sets of branch prediction

Art Unit: 2124

bits stored in said first and second branch history tables (page 255, section 4.1 and page 252 bracket 1)

In regard to claim 29, Patt disclosed the limitation wherein said entries of said selector table are accessed using fetch-based accessing (page 255, section 4.1 and in particular brackets 6 and 7).

In regard to claim 31, Patt disclosed the limitation wherein said first and second branch history tables and said selector table form a portion of a branch execution unit (page 252, Abstract).

In regard to claim 32, Patt disclosed the limitation wherein said branch execution unit forms a part of a microprocessor (page 252, Abstract).

In regard to claim 33, Patt disclosed the limitation *further comprising memory coupled to* said microprocessor (the branch selection predictors and tables themselves form "memory").

In regard to claim 34, Patt disclosed the limitations:

i) a method of performing branch predictions in a processing system including a bimodal branch history table, a fetch-based branch history table and a selector table (page 252, bracket 1; page 253, brackets 4 and 5, page 252, Abstract)

Art Unit: 2124

ii) accessing the bimodal branch history table to retrieve a first set of branch prediction bits (page 255, section 4.1)

- accessing the fetch-based branch history table to retrieve a set of second branch prediction bits (page 255, section 4.1)
- iv) selecting between the first and second sets of branch prediction bits in response to corresponding bits retrieved from the selector table (page 255, section 4.1)
- wherein a sum of a number of bits in the first set of branch prediction bits and a number of bits in the second set of branch prediction bits is not less than a number of instructions in a fetch group (page 255, section 4.1; a fetch group in Patt might be defined as no larger than 1)
- vi) updating the selector table as a function of actual branch resolution (page 252, bracket 3)

In regard to claim 35, Patt disclosed the limitations:

- determining if at least one of the first set of branch prediction bits correctly predicts the corresponding branch resolution outcome (page 252, bracket 3) updating the corresponding entry in the selector table to a first logic value when the at least one of the first set of prediction bits correctly represents the branch resolution outcome (page 252, bracket 3)
- determining if at least one of the second set of branch prediction bits correctly predicts the branch resolution outcome (page 252, bracket 3)

Art Unit: 2124

when the at least one of the second set of branch prediction bits correctly represents the branch resolution outcome (page 252, bracket 3)

In regard to claim 36, Patt disclosed the limitations:

- determining if at least one bit of both the first and second sets of branch history bits correctly predict the branch resolution outcome (page 252, bracket 3)

 ii) maintaining the current value of the corresponding bits in the corresponding selector table entry when the at least one bit of both the first and second sets of branch prediction bits correctly predict the branch resolution outcome (page 252, bracket 3)
 - determining if at least one bit of both the first and second sets of branch prediction bits incorrectly predict the branch resolution outcome (page 252, bracket 3)
 - maintaining the current value of corresponding bits in the corresponding selector table entry when the at least one bit of both the first and second sets of branch history bits incorrectly predict the branch history outcome (page 252, bracket 3)

In regard to claim 38, Patt disclosed the limitation wherein said step of accessing the fetch-based branch history table comprises the substep of generating an address from

Art Unit: 2124

at least some bits of a branching instruction and bits retrieved from a history register (page 253, bracket 5).

Claim Rejections - 35 USC § 103

Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Patt et al. "Alternative Implementations of Hybrid Branch Predictors", Proceedings of the 28th 4. Annual Symposium on Microarchitecture, 1995, pp. 252-257 in view of Hennessy et al. Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, Inc.; pp. 269.

In regard to claim 10, Patt disclosed the following limitations:

- i) a first branch history table comprising a plurality of bimodally accessed entries for storing a first set of branch prediction bits (page 253, bracket 4)
- ii) a second branch history table comprising a plurality of fetch-based accessed entries for storing a second set of branch prediction bits (page 253, bracket 5)
- iii) a selector for selecting from a selected one of said sets of bits accessed from said first and second branch history tables (page 255, section 4.1)
- iv) a selector table comprising a plurality of entries for storing said a set of selector bits as a function of a performance history of said first and second sets of branch prediction bits stored in said first and second branch history tables (page 255, section 4.1)

Patt did not explicitly state a selection bit. Official Notice is taken that it was known at the time of invention to use one single bit is all that is required for selecting. It would

Art Unit: 2124

have been obvious to one of ordinary skill in the art at the time of invention to implement Patt's selection system such that only one of the bits is ultimately used to select. This implementation would have been obvious because one of ordinary skill in the art would be motivated to simplify the circuitry and thus become more efficient.

Patt did not explicitly state wherein said each said entry in said tables comprises a 1-bit counter. Hennessy demonstrated that it was known at the time of invention to use n-bit counters (page 269). It would have been obvious to one of ordinary skill in the art at the time of invention to implement Patt's counters as 1-bit counters as suggested by Hennessy's teaching. This implementation would have been obvious because one of ordinary skill in the art would be motivated to implement a 1-bit counter as the simplest type of counter in order to reduce the circuit design for cost or space constraints.

5. Claim 30 is rejected under 35 U.S.C. 103(a) as being unpatentable over Patt et al. "Alternative Implementations of Hybrid Branch Predictors", Proceedings of the 28th Annual Symposium on Microarchitecture, 1995, pp. 252-257, as applied to claim 28 above, and in view of Hennessy et al. Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, Inc.; pp. 269.

In regard to claim 30, Patt did not explicitly state wherein said each said entry in said tables comprises a 1-bit counter. Hennessy demonstrated that it was known at the time of invention to use n-bit counters (page 269). It would have been obvious to one of ordinary skill in the art at the time of invention to implement Patt's counters as 1-bit

Art Unit: 2124

counters as suggested by Hennessy's teaching. This implementation would have been obvious because one of ordinary skill in the art would be motivated to implement a 1-bit counter as the simplest type of counter in order to reduce the circuit design for cost or space constraints.

6. Claims 23, 39 and 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Patt et al. "Alternative Implementations of Hybrid Branch Predictors", Proceedings of the 28th Annual Symposium on Microarchitecture, 1995, pp. 252-257, as applied to claims 21 and 38 above, respectively, and in view of McFarling, "Combining Branch Predictors".

In regard to claim 23, Patt did not explicitly state wherein said history register comprises shift register and said branch prediction circuitry further comprises circuitry for updating said shift register by shifting in a preselected prediction value. McFarling demonstrated that it was known at the time of invention to implement such history registers as shift registers and thus shift in a preselected prediction value (page 6, section 5, first paragraph). It would have been obvious to one of ordinary skill in the art at the time of invention to implement Patt's history register as a shift register as found in McFarling's teaching. This implementation would have been obvious because one of ordinary skill in the art would be motivated by the fact that such prediction schemes commonly use such history shift register configurations.

Art Unit: 2124

In regard to claim 39, Patt did not explicitly state wherein the history register comprises a shift register. McFarling demonstrated that it was known at the time of invention to implement such history registers as shift registers and thus shift in a preselected prediction value (page 6, section 5, first paragraph). It would have been obvious to one of ordinary skill in the art at the time of invention to implement Patt's history register as a shift register as found in McFarling's teaching. This implementation would have been obvious because one of ordinary skill in the art would be motivated by the fact that such prediction schemes commonly use such history shift register configurations.

In regard to claim 40, Patt did not explicitly state wherein said method further comprises the steps of updating the shift register by shifting in a prediction bit. McFarling demonstrated that it was known at the time of invention to implement such history registers as shift registers and thus shift in a preselected prediction value (page 6, section 5, first paragraph). It would have been obvious to one of ordinary skill in the art at the time of invention to implement Patt's history register as a shift register as found in McFarling's teaching. This implementation would have been obvious because one of ordinary skill in the art would be motivated by the fact that such prediction schemes commonly use such history shift register configurations.

7. Claims 27 and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Patt et al. "Alternative Implementations of Hybrid Branch Predictors", Proceedings

Page 13

Application/Control Number: 09/435,070

Art Unit: 2124

of the 28th Annual Symposium on Microarchitecture, 1995, pp. 252-257, as applied to claims 23 and 35 above, respectively.

In regard to claim 27, Patt did not explicitly state the limitation wherein said circuitry for updating said selector table is further operable to set a value in a selected entry in said selector table to a value associated with said fetch-based table when corresponding values from said bimodal and fetch based branch history tables both do not correctly predict a corresponding branch resolution outcome. Patt did demonstrate that it was known at the time of invention to use two-level prediction, the fetch based table, for accuracy (page 255, section 4.1, first two sentences). It would have been obvious to one of ordinary skill in the art at the time of invention to implement the selector table with setting a value to the fetch-based table as found in Patt's teaching. This implementation would have been obvious because one of ordinary skill in the art would be motivated to a have prediction selector, which increases its accuracy whenever possible.

In regard to claim 37, Patt disclosed the limitations:

i) determining whether at least one bit of both the first and second sets of branch prediction bits correctly predict the branch resolution outcome (page 252, section 3)

ii) maintaining the current value of corresponding bits in the corresponding selector table entry when at the least one bit of both the first and second sets of

Art Unit: 2124

branch prediction bits correctly predict the branch resolution outcome (page 252, section 3)

Patt did not explicitly state the limitation updating the current selector table entry to a logic value associated with the fetch-based branch history table when neither of corresponding bits of the first and second sets of branch prediction bits correctly predicts the branch resolution outcome. Patt did demonstrate that it was known at the time of invention to use two-level prediction, the fetch based table, for accuracy (page 255, section 4.1, first two sentences). It would have been obvious to one of ordinary skill in the art at the time of invention to implement the selector table with setting a value to the fetch-based table as found in Patt's teaching. This implementation would have been obvious because one of ordinary skill in the art would be motivated to a have prediction selector, which increases its accuracy whenever possible.

Remarks

- The proposed drawing corrections submitted along with the amendment on 28
 August 2002 are approved.
- 9. Examiner has considered Applicant's arguments with regard to claim 10 and found them to not be persuasive. Applicant argues that it would not have been obvious to replace Patt's two-bit counters with a one-bit counter. Applicant maintains Patt requires a two-bit counter in order to perform correctly. This of course is true if the invention had not been modified as indicated in the 103 rejection of the last office action. Examiner maintains this modification is obvious because: in order to pursue a simpler version of the invention one of ordinary skill in the art would have been

Art Unit: 2124

motivated to use a one-bit counter and thus not requiring the more accurate prediction mechanisms mentioned in the prior art. This could be for a variety of factors, such as less time for development or less chip space available.

10. Examiner further has considered Applicant's pseudo arguments with regard to new claims 21-40 and found them not persuasive. Furthermore the arguments, which simply state the cited prior art does not teach the limitations, do not meet for the minimum requirement for an argument. The arguments offer no support for their conclusionary statements. The above rejection is Examiner's argument.

Conclusion

11. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2124

Correspondence Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to William H. Wood whose telephone number is (703)305-3305. The examiner can normally be reached 7:30am - 5:00pm Monday thru Thursday and 7:30am - 4:00pm every other Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kakali Chaki can be reached on (703)305-9662. The fax phone numbers for the organization where this application or proceeding is assigned are (703)746-7239 for regular communications and (703)746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)305-3900.

William H. Wood November 18, 2002

TUAN Q. DAM PRIMARY EXAMINER